

2.5V Single Data Rate 1:5 Clock Buffer Terabuffer

Features

- Guaranteed Low Skew < 25pS (max)
- Very low duty cycle distortion
- High speed propagation delay < 2.5nS. (max)
- Up to 250MHz operation
- Very low CMOS power levels
- 1.5V V_{DDQ} for HSTL interface
- Hot insertable and Over-voltage tolerant inputs
- 3 level inputs for selectable interface
- Selectable HSTL, eHSTL, 1.8V / 2.5V LVTTL, or LVEPECL input interface
- Selectable differential or single-ended inputs and five single ended outputs
- 2.5V Supply Voltage
- Available in TSSOP Package

Functional Description


The ASM2P5T905A 2.5V single data rate (SDR) Clock buffer is a user-selectable single-ended or differential input

to five single-ended outputs buffer built on advanced metal CMOS technology. The SDR Clock buffer fanout from a single or differential input to five single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network. The ASM2P5T905A can act as a translator from a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL or single-ended 1.8V/2.5V LVTTL input to HSTL, eHSTL, 1.8V/2.5V LVTTL outputs. Selectable interface is controlled by 3 level input signals that may be hard-wired to appropriate high-mid-low levels. Multiple power and grounds reduce noise.

Applications:

ASM2P5T905A is targeted towards Clock and signal distribution.


Block Diagram





Pin Configuration

Top View-TSSOP Package





Pin Description

Symbol	I/O	Type	Description
А	I	Adjustable ¹	Clock input. A is the "true" side of the differential clock input. If operating in single-ended mode, A is the clock input.
A / V _{REF}	-	Adjustable ¹	Complementary clock input. A / V _{REF} is the "complementary" side of A if the input is in differential mode. If operating in single-ended mode, A/V _{REF} is connected to GND. For single-ended operation in differential mode, A/V _{REF} should be set to the desired toggle voltage for A: 2.5V LVTTL V _{REF} = 1250mV 1.8V LVTTL, eHSTL V _{REF} = 900mV HSTL V _{REF} = 750mV LVEPECL V _{REF} = 1082mV
G	I	LVTTL ⁵	Gate control for Qn outputs. When \overline{G} is LOW, these outputs are enabled. When \overline{G} is HIGH, these outputs are asynchronously disabled to the level designated by GL^4 .
GL	I	LVTTL ⁵	Specifies output disable level. If HIGH, the outputs disable HIGH. If LOW, the outputs disable LOW.
Qn	0	Adjustable ²	Clock outputs
RxS	I	3 Level ³	Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) clock input or differential (LOW) clock input
TxS	I	3 Level ³	Sets the drive strength of the output drivers to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL (LOW) compatible. Used in conjunction with V _{DDQ} to set the interface levels.
V_{DD}		PWR	Power supply for the device core and inputs
V_{DDQ}		PWR	Power supply for the device outputs. When utilizing 2.5V LVTTL outputs, V_{DDQ} should be connected to V_{DD} .
GND		PWR	Power supply return for all power

NOTES: 1. Inputs are capable of translating the following interface standards. User can select between: Single-ended 2.5V LVTTL levels

Single-ended 1.8V LVTTL levels

or Differential 2.5V/1.8V LVTTL levels Differential HSTL and eHSTL levels

- Differential LVEPECL levels
- 2. Outputs are user selectable to drive 2.5V, 1.8V LVTTL, eHSTL, or HSTL interface levels when used with the appropriate V_{DDQ} voltage. 3. 3 level inputs are static inputs and must be tied to VDD or GND or left floating. These inputs are not hot-insertable or over-voltage tolerant.
- Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.

5. Pins listed as LVTTL inputs will accept 2.5V signals when RxS = HIGH or 1.8V signals when RxS = LOW or MID.

Absolute Maximum Ratings¹

Symbol	Description	Max	Unit
V_{DD}	Power Supply Voltage ²	-0.5 to +3.6	V
V_{DDQ}	Output Power Supply ²	-0.5 to +3.6	V
Vı	Input Voltage	-0.5 to +3.6	V
Vo	Output Voltage ³	-0.5 to V _{DDQ} +0.5	V
V_{REF}	Reference Voltage ³	-0.5 to +3.6	V
T _{STG}	Storage Temperature	-65 to +165	°C
TJ	Junction Temperature	150	°C

Note:

- 1. These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device
- 2. V_{DDQ} and V_{DD} internally operate independently. No power sequencing requirements need to be met.
- 3. Not to exceed 3.6V.



Capacitance^{1,2} (T_A = +25°C, F = 1.0MHz)

Symbol	Parameter	Min	Тур	Max	Unit
C _{IN}	Input Capacitance		3.5		pF

Notes:

- 1. This parameter is measured at characterization but not tested.
- 2. Capacitance applies to all inputs except RxS and TxS.

Recommended Operating Range

Symbol	Description	Min	Тур	Max	Unit
T _A	Ambient Operating Temperature	-40	+25	+85	°C
V_{DD}^{1}	Internal Power Supply Voltage	2.4	2.5	2.6	V
	HSTL Output Power Supply Voltage	1.4	1.5	1.6	V
V _{DDQ} ¹	Extended HSTL and 1.8V LVTTL Output Power Supply Voltage	1.65	1.8	1.95	V
	2.5V LVTTL Output Power Supply Voltage	4	V_{DD}		V
V _T	Termination Voltage		V _{DDQ} / 2		V

NOTE:

Input/Output Selection¹

Input	Output	Input	Output
2.5V LVTTL SE		2.5V LVTTL SE	
1.8V LVTTL SE		1.8V LVTTL SE	
2.5V LVTTL DSE		2.5V LVTTL DSE	
1.8V LVTTL DSE		1.8V LVTTL DSE	
LVEPECL DSE		LVEPECL DSE	
eHSTL DSE	2.5V LVTTL	eHSTL DSE	eHSTL
HSTL DSE	Z.SV EVITE	HSTL DSE	GIIGIL
2.5V LVTTL DIF		2.5V LVTTL DIF	
1.8V LVTTL DIF		1.8V LVTTL DIF	
LVEPECL DIF		LVEPECL DIF	
eHSTL DIF		eHSTL DIF	
HSTL DIF		HSTL DIF	
2.5V LVTTL SE		2.5V LVTTL SE	
1.8V LVTTL SE		1.8V LVTTL SE	
2.5V LVTTL DSE		2.5V LVTTL DSE	
1.8V LVTTL DSE		1.8V LVTTL DSE	
LVEPECL DSE		LVEPECL DSE	
eHSTL DSE	1.8V LVTTL	eHSTL DSE	HSTL
HSTL DSE	1.00 EVITE	HSTL DSE	TIOTE
2.5V LVTTL DIF		2.5V LVTTL DIF	
1.8V LVTTL DIF		1.8V LVTTL DIF	
LVEPECL DIF		LVEPECL DIF	
eHSTL DIF		eHSTL DIF	
HSTL DIF		HSTL DIF	

NOTE

^{1.} All power supplies should operate in tandem. If V_{DD} or V_{DDQ} is at maximum, then V_{DDQ} or V_{DD} (respectively) should be at maximum, and vice-versa.

^{1.} The INPUT/OUTPUT SELECTION Table describes the total possible combinations of input and output interfaces. Single-Ended (SE) inputs in a single-ended mode require the AV_{REF} pin to be connected to GND. Differential Single-Ended (DSE) is for single-ended operation in differential mode, requiring a V_{REF}. Differential (DIF) inputs are used only in differential mode.



DC Electrical Characteristics over Operating Range

Symbol	Parameter	Test Co	nditions	Min	Max	Unit
V_{IHH}	Input HIGH Voltage Level ¹	3-Level Inputs Only		V _{DD-} 0.4		V
V_{IMM}	Input MID Voltage Level 3-Level Inputs Only		V _{DD} /2- 0.2	$V_{DD}/2 + 0.2$	V	
V _{ILL}	Input LOW Voltage Level ¹	3-Level Inputs Only			0.4	V
		V _{IN} = V _{DD}	HIGH Level		200	
I ₃	3-Level Input DC Current (RxS, TxS)	$V_{IN} = V_{DD}/2$	MID Level	-50	+50	μΑ
	(100, 100)	V _{IN} = GND	LOW Level	-200		

NOTE:

DC Electrical Characteristics over Operating Range for HSTL¹

Symbol	Parameter	Test Conditions	Min	Typ ⁷	Max	Unit
Input Ch	aracteristics					
I _{IH}	Input HIGH Current ⁹	V_{DD} = 2.6V V_{I} = V_{DDQ} /GND			±5	μA
I _{IL}	Input LOW Current ⁹	V_{DD} = 2.6V V_{I} = GND/ V_{DDQ}			±5	μΛ
V _{IK}	Clamp Diode Voltage	V_{DD} = 2.4V, I_{IN} = -18mA		-0.7	- 1.2	V
V_{IN}	DC Input Voltage		-0.3		+3.6	V
V_{DIF}	DC Differential Voltage ^{2,8}		0.2			V
V _{CM}	DC Common Mode Input Voltage ^{3,8}		680	750	900	mV
V_{IH}	DC Input HIGH ^{4,5,8}		V _{REF} + 100			mV
V_{IL}	DC Input LOW ^{4,6,8}				V _{REF} -100	mV
V_{REF}	Single-Ended Reference Voltage ^{4,8}			750		mV
Output C	haracteristics					
V _{OH}	Output HIGH Voltage	I _{OH} = -8mA	V _{DDQ} - 0.4			V
V OH	Output Filori Voltage	I _{OH} = -100μA	V _{DDQ} - 0.1			V
\/	Output LOW Voltage	I _{OL} = 8mA			0.4	V
V _{OL}	Output LOW Voltage	I _{OL} = 100μA			0.1	V

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. V_{DIF} specifies the minimum input differential voltage (V_{TR} V_{CP}) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 3. V_{CM} specifies the maximum allowable range of $(V_{IR} + V_{CP})/2$. Differential mode only. 4. For single-ended operation, in differential mode, A/V_{REF} is tied to the DC voltage V_{REF} .
- 5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

 6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 7. Typical values are at V_{DD} = 2.5V, V_{DDQ} = 1.5V, +25°C ambient.
- 8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
- 9. For differential mode (RxS = LOW), A and A/ V_{REF} must be at the opposite rail.

^{1.} These inputs are normally wired to V_{DD}, GND, or left floating. Internal termination resistors bias unconnected inputs to V_{DD}/2.



Power Supply Characteristics for HSTL Outputs¹

Symbol	Parameter	Test Conditions ²	Тур	Max	Unit
I _{DDQ}	Quiescent V _{DD} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	20	30	mA
I _{DDQQ}	Quiescent V _{DDQ} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	0.1	0.3	mA
I _{DDD}	Dynamic V _{DD} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	10	20	μΑ/MHz
I _{DDDQ}	Dynamic V _{DDQ} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	15	30	μΑ/MHz
l	Total Power V _{DD} Supply	V _{DDQ} = 1.5V, F _{REFERENCE CLOCK} = 100MHz, C _L = 15pF	20	30	mA
Ітот	Current	V _{DDQ} = 1.5V, F _{REFERENCE CLOCK} = 250MHz, C _L = 15pF	25	40	IIIA
lana	Total Power V _{DDQ} Supply	V _{DDQ} = 1.5V, F _{REFERENCE CLOCK} = 100MHz, C _L = 15pF	15	30	mA
I _{TOTQ}	Current	V _{DDQ} = 1.5V, F _{REFERENCE CLOCK} = 250MHz, C _L = 15pF	30	60	IIIA

NOTES:

- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

Differential Input AC Test Conditions for HSTL

Symbol	Parameter	Value	Units
V_{DIF}	Input Signal Swing ¹	1	V
V _X	Differential Input Signal Crossing Point ²	750	mV
V_{THI}	Input Timing Measurement Reference Level ³	Crossing Point	V
t _R , t _F	Input Signal Edge Rate ⁴	1	V/nS

- The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in automatic test equipment (ATE) environment. Compliant devices
 must meet the V_{DIF} (AC) specification under actual use conditions.
- 2. A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_X specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 1V/nS or greater is to be maintained in the 20% to 80% range of the input waveform.



DC Electrical Characteristics over Operating Range for eHSTL¹

Symbol	Parameter	Test Conditions	Min	Typ ⁷	Max	Unit
Input Ch	aracteristics					
I _{IH}	Input HIGH Current ⁹	$V_{DD} = 2.6V$ $V_{I} = V_{DDQ}/GND$			±5	μA
I _{IL}	Input LOW Current ⁹	$V_{DD} = 2.6V$ $V_{I} = GND/V_{DDQ}$			±5	μΑ
V _{IK}	Clamp Diode Voltage	V _{DD} = 2.4V, I _{IN} = -18mA		- 0.7	- 1.2	V
V _{IN}	DC Input Voltage		-0.3		+3.6	V
V _{DIF}	DC Differential Voltage ^{2,8}		0.2	4		V
V _{CM}	DC Common Mode Input Voltage ^{3,8}		800	900	1000	mV
V _{IH}	DC Input HIGH ^{4,5,8}		V _{REF} + 100		-	mV
V _{IL}	DC Input LOW ^{4,6,8}				V _{REF} -100	mV
V_{REF}	Single-Ended Reference Voltage ^{4,8}			900		mV
Output C	haracteristics					
\/	Output HIGH Voltage	I _{OH} = -8mA	V _{DDQ} - 0.4			V
V _{OH}	Output HIGH Voltage	I _{OH} = -100μA	V _{DDQ} - 0.1			V
	O. da. d O.W. Valta a. a	I _{OL} = 8mA			0.4	V
V _{OL}	Output LOW Voltage	I _{OL} = 100μA			0.1	V

NOTES:

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. V_{DIF} specifies the minimum input differential voltage (V_{TR} V_{CP}) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 3. V_{CM} specifies the maximum allowable range of $(V_{TR} + V_{CP})/2$. Differential mode only. 4. For single-ended operation, in a differential mode, \overline{AV}_{REF} is tied to the DC voltage V_{REF} . 5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

- Voltage required to maintain a logic LOW, single-ended operation in differential mode.
 Voltage required to maintain a logic LOW, single-ended operation in differential mode.
 Typical values are at V_{DD} = 2.5V, V_{DDQ} = 1.8V, +25°C ambient.
 The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
- 9. For differential mode (RxS = LOW), A and $\overline{A/V_{REF}}$ must be at the opposite rail.

Power Supply Characteristics for eHSTL Outputs¹

Symbol	Parameter	Test Conditions ²	Тур	Max	Unit
I _{DDQ}	Quiescent V _{DD} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	20	30	mA
I _{DDQQ}	Quiescent V _{DDQ} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	0.1	0.3	mA
I _{DDD}	Dynamic V _{DD} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	10	20	μΑ/MHz
I_{DDDQ}	Dynamic V _{DDQ} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	20	30	μΑ/MHz
	Total Power V _{DD} Supply	V _{DDQ} = 1.8V, F _{REFERENCE CLOCK} = 100MHz, C _L = 15pF	20	30	mA
тот	Current	V _{DDQ} = 1.8V, F _{REFERENCE CLOCK} = 250MHz, C _L = 15pF	25	40	IIIA
l====	Total Power V _{DDQ} Supply	V_{DDQ} = 1.8V, $F_{REFERENCE\ CLOCK}$ = 100MHz, C_L = 15pF	20	40	mA
Ітото	Current	V_{DDQ} = 1.8V, $F_{REFERENCE\ CLOCK}$ = 250MHz, C_L = 15pF	40	80	IIIA

- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

ASM2P5T905A November 2006 Giving you the edge

rev 0.2

Differential Input AC Test Conditions for eHSTL

Symbol	Parameter	Value	Units
V_{DIF}	Input Signal Swing ¹	1	V
V _X	Differential Input Signal Crossing Point ²	900	mV
V_{THI}	Input Timing Measurement Reference Level ³	Crossing Point	V
t _R , t _F	Input Signal Edge Rate ⁴	1	V/nS

NOTES:

- 1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions.
- 2. A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_X specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 1V/nS or greater is to be maintained in the 20% to 80% range of the input waveform.

DC Electrical Characteristics over Operating Range for LVEPECL¹

			4	ASSESSED.			
Symbol	Parameter	Test Conditions	Min	Typ ²	Max	Unit	
Input Ch	nput Characteristics						
Іін	Input HIGH Current ⁶	V _{DD} = 2.6V V _I = V _{DDQ} /GND			±5	μA	
Iı∟	Input LOW Current ⁶	V _{DD} = 2.6V V _I = GND/V _{DDQ}			±5	μΑ	
Vik	Clamp Diode Voltage	V _{DD} = 2.4V, I _{IN} = -18mA		- 0.7	- 1.2	V	
Vin	DC Input Voltage		- 0.3		3.6	V	
Vсм	DC Common Mode Input Voltage ^{3,5}		915	1082	1248	mV	
VREF	Single-Ended Reference Voltage ^{4,5}			1082		mV	
ViH	DC Input HIGH		1275		1620	mV	
VIL	DC Input LOW		555		875	mV	

NOTES:

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. Typical values are at V_{DD} = 2.5V, +25°C ambient.
- 3. V_{CM} specifies the maximum allowable range of $(V_{TR} + \underline{V}_{CP})$ /2. Differential mode only.
- For single-ended operation while in differential mode, AV_{REF} is tied to the DC voltage V_{REF}.
 The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
- 6. For differential mode (RxS = LOW), A and A/V_{REF} must be at the opposite rail.

Differential Input AC Test Conditions for LVEPECL

Symbol	Parameter	Value	Units
V_{DIF}	Input Signal Swing ¹	732	mV
Vx	Differential Input Signal Crossing Point ²	1082	mV
V _{THI}	Input Timing Measurement Reference Level ³	Crossing Point	V
t_R , t_F	Input Signal Edge Rate ⁴	1	V/nS

- 1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions.
- 2. A 1082mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_X specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 1V/nS or greater is to be maintained in the 20% to 80% range of the input waveform.



DC Electrical Characteristics over Operating Range for 2.5V LVTTL¹

Symbol	Parameter	Test Conditions	Min	Typ ⁸	Max	Unit
Input Ch	aracteristics					
I _{IH}	Input HIGH Current ¹⁰	V_{DD} = 2.6V $V_{I} = V_{DDQ}/GND$			±5	μA
I _{IL}	Input LOW Current ¹⁰	V_{DD} = 2.6V V_{I} = GND/ V_{DDQ}			±5	
V_{IK}	Clamp Diode Voltage	V_{DD} = 2.4V, I_{IN} = -18mA		- 0.7	- 1.2	V
V_{IN}	DC Input Voltage		-0.3	Allen	+3.6	V
Single-E	nded Inputs ²					
V _{IH}	DC Input HIGH		1.7			V
V _{IL}	DC Input LOW				0.7	V
Different	ial Inputs				<u> </u>	
V_{DIF}	DC Differential Voltage ^{3,9}		0.2			V
V _{CM}	DC Common Mode Input Voltage ^{4,9}		1150	1250	1350	mV
V _{IH}	DC Input HIGH ^{5,6,9}		V _{REF} + 100			mV
V _{IL}	DC Input LOW ^{5,7,9}	<u> </u>			V _{REF} - 100	mV
V_{REF}	Single-Ended Reference Voltage ^{5,9}			1250		mV
Output C	haracteristics					
V _{OH}	Output HIGH Voltage	I _{OH} = -12mA	V _{DDQ} - 0.4			V
V OH	Output HIGH Voltage	I _{OH} = -100μA	V _{DDQ} - 0.1			V
Va	Output LOW Voltage	I _{OL} = 12mA			0.4	V
V _{OL}	Output LOW Voltage	I _{OL} = 100μA			0.1	V

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. For 2.5V LVTTL single-ended operation, the RxS pin is tied HIGH and A/V_{REF} is tied to GND.
- 3. V_{DIF} specifies the minimum input differential voltage (V_{TR} V_{CP}) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 4. V_{CM} specifies the maximum allowable range of $(V_{IR} + V_{CP})/2$. Differential mode only. 5. For single-ended operation, in differential mode, AV_{REF} is tied to the DC voltage V_{REF} .
- 6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 8. Typical values are at V_{DD} = 2.5V, V_{DDQ} = V_{DD}, +25°C ambient.
 9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
- 10. For differential mode (RxS = LOW), A and AV_{REF} must be at the opposite rail.



Power Supply Characteristics for 2.5V LVTTL Outputs¹

Symbol	Parameter	Test Conditions ²	Тур	Max	Unit
I _{DDQ}	Quiescent V _{DD} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	20	30	mA
I _{DDQQ}	Quiescent V _{DDQ} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	0.1	0.3	mA
I _{DDD}	Dynamic V _{DD} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	15	20	μΑ/MHz
I _{DDDQ}	Dynamic V _{DDQ} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	30	40	μΑ/MHz
l	Total Power V _{DD} Supply Current	V_{DDQ} = 2.5V, $F_{REFERENCE\ CLOCK}$ = 100MHz, C_L = 15pF	20	40	mΛ
Ітот		V _{DDQ} = 2.5V, F _{REFERENCE CLOCK} = 200MHz, C _L = 15pF	30	50	- mA
I _{TOTQ}	Total Power V _{DDQ} Supply Current	V_{DDQ} = 2.5V, $F_{REFERENCE\ CLOCK}$ = 100MHz, C_L = 15pF	30	50	mA
		V _{DDQ} = 2.5V, F _{REFERENCE CLOCK} = 200MHz, C _L = 15pF	70	100	IIIA

NOTES:

- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

Differential Input AC Test Conditions for 2.5V LVTTL

Symbol	Parameter	Value	Units
V_{DIF}	Input Signal Swing ¹	V_{DD}	V
V_X	Differential Input Signal Crossing Point ²	V _{DD} /2	V
V_{THI}	Input Timing Measurement Reference Level ³	Crossing Point	V
t_R , t_F	Input Signal Edge Rate ⁴	2.5	V/nS

- 1. A nominal 2.5V peak-to-peak input pulse level is specified to allow consistent, repeatable results in automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions.
- 2. A nominal 1.25V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_X specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

 4. The input signal edge rate of 2.5V/nS or greater is to be maintained in the 20% to 80% range of the input waveform.

Single-Ended Input AC Test Conditions for 2.5V LVTTL

Symbol	Parameter	Value	Units
V _{IH}	Input HIGH Voltage	V_{DD}	V
V_{1L}	Input LOW Voltage	0	V
V_{THI}	Input Timing Measurement Reference Level ¹	V _{DD} /2	V
t_R , t_F	Input Signal Edge Rate ²	2	V/nS

- 1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.
- 2. The input signal edge rate of 2V/nS or greater is to be maintained in the 10% to 90% range of the input waveform.



DC Electrical Characteristics over Operating Range for 1.8V LVTTL¹

Symbol	Parameter	Test Conditions	Min.	Typ ⁸	Max	Unit
Input Cha	racteristics					
I _{IH}	Input HIGH Current ¹²	$V_{DD} = 2.6V$ $V_{I} = V_{DDQ}/GND$			±5	^
I _{IL}	Input LOW Current ¹²	$V_{DD} = 2.6V$ $V_{I} = GND/V_{DDQ}$			±5	μΑ
V _{IK}	Clamp Diode Voltage	$V_{DD} = 2.4V$, $I_{IN} = -18mA$		-0.7	- 1.2	V
V _{IN}	DC Input Voltage		- 0.3	400	V _{DDQ} + 0.3	V
Single-Er	ided Inputs ²			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	00000	
V_{IH}	DC Input HIGH		1.073 ¹⁰			V
V _{IL}	DC Input LOW		A		0.683 ¹¹	V
Differenti	al Inputs		, , , , , , , , , , , , , , , , , , , ,	20000	'	
V_{DIF}	DC Differential Voltage ^{3,9}		0.2			V
V _{CM}	DC Common Mode Input Voltage ^{4,9}		825	900	975	mV
V_{IH}	DC Input HIGH ^{5,6,9}		V _{REF} + 100			mV
V _{IL}	DC Input LOW ^{5,7,9}				V _{REF} - 100	mV
V _{REF}	Single-Ended Reference Voltage ^{5,9}			900		mV
Output C	haracteristics					
V_{OH}	Output HIGH Voltage	I _{OH} = -6mA	V _{DDQ} - 0.4			V
		I _{OH} = -100μA	V _{DDQ} - 0.1			V
V_{OL}	Output LOW Voltage	I _{OL} = 6mA	₩		0.4	V
		I _{OL} = 100μA			0.1	V

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. For 1.8V LVTTL single-ended operation, the RxS pin is allowed to float or tied to VDD/2 and A/VREF is tied to GND.
- 3. V_{DIF} specifies the minimum input differential voltage ($V_{TR} V_{CP}$) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 4. V_{CM} specifies the maximum allowable range of (V_{TR} + V_{CP}) /2. Differential mode only.

 5. For single-ended operation in differential mode, AV_{REF} is tied to the DC voltage V_{REF}. The input is guaranteed to toggle within ±200mV of V_{REF} when V_{REF} is constrained within +600mV and VDDI-600mV, where VDDI is the nominal 1.8V power supply of the device driving the A input. To guarantee switching in voltage range specified in the JEDEC 1.8V LVTTL interface specification, V_{REF} must be maintained at 900mV with appropriate tolerances.
- 6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

- Voltage required to maintain a logic LOW, single-ended operation in differential mode.
 Typical values are at V_{DD} = 2.5V, V_{DDQ} = 1.8V, +25°C ambient.
 The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
- 10. This value is the worst case minimum V_{IH} over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is V_{IH} = 0.65 V_{DD} where V_{DD} is 1.8V ±0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value (V_{IH} = 0.65 [1.8 0.15V]) rather than reference against a nominal 1.8V supply.
- 11. This value is the worst case maximum V_{IL} over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is V_{IL} = 0.35 V_{DD} where V_{DD} is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value (V_{IH} = 0.35 • [1.8 + 0.15V]) rather than reference against a nominal 1.8V supply.
- 12. For differential mode (RxS = LOW), A and $\overline{A/V}_{REF}$ must be at the opposite rail.



Power Supply Characteristics for 1.8V LVTTL Outputs¹

Symbol	Parameter	Test Conditions ²	Тур	Max	Unit
I _{DDQ}	Quiescent V _{DD} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	20	30	mA
I _{DDQQ}	Quiescent V _{DDQ} Power Supply Current	V _{DDQ} = Max., Reference Clock = LOW ³ Outputs enabled, All outputs unloaded	0.1	0.3	mA
I _{DDD}	Dynamic V _{DD} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	20	30	μΑ/MHz
I _{DDDQ}	Dynamic V _{DDQ} Power Supply Current per Output	V _{DD} = Max., V _{DDQ} = Max., C _L = 0pF	20	30	μΑ/MHz
l=o=	Total Power V _{DD} Supply	V _{DDQ} = 1.8V, F _{REFERENCE CLOCK} = 100MHz, C _L = 15pF	20	30	mA
Current	Current	V _{DDQ} = 1.8V, F _{REFERENCE CLOCK} = 200MHz, C _L = 15pF	30	40	IIIA
Izozo	Total Power V _{DDQ} Supply	V _{DDQ} = 1.8V, F _{REFERENCE CLOCK} = 100MHz, C _L = 15pF	20	40	mA
Ιτοτα	Current	V_{DDQ} = 1.8V, $F_{REFERENCE\ CLOCK}$ = 200MHz, C_L = 15pF	45	80	ША

NOTES:

- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

Differential Input AC Test Conditions for 1.8V LVTTL

Symbol	Parameter	Value	Units
V_{DIF}	Input Signal Swing ¹	V_{DDI}	V
V _X	Differential Input Signal Crossing Point ²	V _{DDI} /2	mV
V_{THI}	Input Timing Measurement Reference Level ³	Crossing Point	V
t_R , t_F	Input Signal Edge Rate ⁴	1.8	V/nS

NOTES

- 1. V_{DDI} is the nominal 1.8V supply (1.8V ± 0.15V) of the part or source driving the input. A nominal 1.8V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_{DIF} (AC) specification under actual use conditions
- 2. A nominal 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the V_x specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 1.8V/nS or greater is to be maintained in the 20% to 80% range of the input waveform.

Single-Ended Input AC Test Conditions for 1.8V LVTTL

Symbol	Parameter	Value	Units
V _{IH}	Input HIGH Voltage ¹	V_{DDI}	V
V _{IL}	Input LOW Voltage	0	V
V_{THI}	Input Timing Measurement Reference Level ²	V _{DDI} /2	mV
t _R , t _F	Input Signal Edge Rate ³	2	V/nS

- 1. V_{DDI} is the nominal 1.8V supply (1.8V \pm 0.15V) of the part or source driving the input.
- 2. A nominal 900mV timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.
- 3. The input signal edge rate of 2V/nS or greater is to be maintained in the 10% to 90% range of the input waveform.

ASM2P5T905A November 2006 Giving you the edge

rev 0.2

AC Electrical Characteristics over Operating Range⁶

Symbol	Paramete	er	Min	Тур	Max	Unit
Skew Par	ameters					
taura	Same Device Output Pin-to-Pin Skew ¹	Single-Ended and Differential Modes			25	pS
t _{sk(O)}	Same Device Output Fin-to-Fin Skew	Single-Ended in Differential Mode (DSE)		25	A	_ ps
t _{SK(P)} ²	Pulse Skew ³	Single-Ended and Differential Modes			300	- pS
, ,	ruise skew	Single-Ended in Differential Mode (DSE)		300	-	рЗ
d _T ⁴	Duty Cycle		40		60	%
towns	Part-to-Part Skew ⁵	Single-Ended and Differential Modes			300	- pS
t _{SK(PP)}	Fait-10-Fait Skew	Single-Ended in Differential Mode (DSE)		300		рз
Propagat	ion Delay					
t _{PLH,} t _{PHL}	Propagation Delay A to Qn				2.5	nS
t _R	Output Rise Time (20% to 80%)	2.5V /1.8V LVTTL Outputs	350		1050	pS
LR.	Output Rise Time (20% to 80%)	HSTL / eHSTL Outputs	350		1350	ρο
t⊧	Output Fall Time (20% to 80%)	2.5V / 1.8V LVTTL Outputs	350		1050	pS
L F	· · · · · · · · · · · · · · · · · · ·	HSTL / eHSTL Outputs	350		1350	ρο
f _O	Frequency Range (HSTL/eHSTL outputs	5)			250	MHz
10	Frequency Range (2.5V/1.8V LVTTL outputs)				200	IVII IZ
Output G	ate Enable/Disable Delay					
t _{PGE}	Output Gate Enable to Qn				3.5	nS
t _{PGD}	Output Gate Enable to Qn Driven to GL	Designated Level			3	nS

- 1. Skew measured between all outputs under identical input and output interfaces, transitions, and load conditions on any one device.
- 2. For only 1.8V/2.5V LVTTL and eHSTL outputs.
- 3. Skew measured is difference between propagation times t_{PLH} and t_{PHL} of any output under identical input and output interfaces, transitions, and load conditions on any one device.
- 4. For only HSTL outputs.
- 5. Skew measured is the magnitude of the difference in propagation times between any outputs of two devices, given identical transitions and load conditions at identical $V_{\text{DD}}/V_{\text{DDQ}}$ levels and temperature.
- 6. Guaranteed by design.

AC Differential Input Specifications¹

Symbol	Parameter	Min.	Тур.	Max	Unit		
t _W	Reference Clock Pulse Width HIGH or LOW (HSTL/eHSTL outputs) ²	1.73			nS		
	Reference Clock Pulse Width HIGH or LOW (2.5V / 1.8V LVTTL outputs) ²	2.17			113		
HSTL/eH	HSTL/eHSTL/1.8V LVTTL/2.5V LVTTL						
V_{DIF}	AC Differential Voltage ³	400			mV		
V _{IH}	AC Input HIGH ^{4,5}	V _X + 200			mV		
V _{IL}	AC Input LOW ^{4,6}			V _X - 200	mV		
LVEPEC	LVEPECL						
V_{DIF}	AC Differential Voltage ³	400			mV		
V _{IH}	AC Input HIGH⁴	1275			mV		
V _{IL}	AC Input LOW ⁴			875	mV		

- 1. For differential input mode, RxS is tied to GND.
- 2. Both differential input signals should not be driven to the same level simultaneously. The input will not change state until the inputs have crossed and the voltage range defined by V_{DIF} has been met or exceeded.
- 3. Differential mode only. V_{DIF} specifies the minimum input voltage (V_{TR} V_{CP}) required for switching where V_{TR} is the "true" input level and V_{CP} is the "complement" input level. The AC differential voltage must be achieved to guarantee switching to a new state.


 4. For single-ended operation, A/V_{REF} is tied to DC voltage (V_{REF}). Refer to each input interface's DC specification for the correct V_{REF} range

 5. Voltage required to switch to a logic HIGH, single-ended operation only.

- 6. Voltage required to switch to a logic LOW, single-ended operation only.




AC Timing Waveforms



Propagation and Skew Waveforms

- 1. t_{PHL} and t_{PLH} signals are measured from the input passing through V_{THI} or input pair crossing to Qn passing through V_{THO} .
- 2. Pulse Skew is calculated using the following expression: $t_{SK(P)} = |t_{PHL} - t_{PLH}|$

where t_{PhL} and _{IPLH} are measured on the controlled edges of any one output from rising and falling edges of a single pulse. Please note that the t_{PHL} and t_{PLH} shown are not valid measurements for this calculation because they are not taken from the same pulse.




Gate Disable/Enable Showing Runt Pulse Generation

NOTE:

As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their Gx signals to avoid this

Test Circuits and Conditions




Test Circuit for Differential Input¹

Differential Input Test Conditions

Symbol	$V_{DD} = 2.5V \pm 0.1V$	Unit
R1	100	Ω
R2	100	Ω
V_{DDI}	V _{CM} *2	V
V _{THI}	HSTL: Crossing of A and A eHSTL: Crossing of A and A LVEPECL: Crossing of A and A 1.8V LVTTL: V _{DD} /2 2.5V LVTTL: V _{DD} /2	V

^{1.} This input configuration is used for all input interfaces. For single-ended testing, the V_{IN} input is tied to GND. For testing single-ended in differential input mode, the V_{IN} is left floating.





Test Circuit for SDR Outputs


SDR Output Test Conditions

Symbol	V_{DD} = 2.5V \pm 0.1V V_{DDQ} = Interface Specified	Unit
CL	15	pF
R1	100	Ω
R2	100	Ω
V _{THO}	V _{DDQ} / 2	V



Package Diagram

28L TSSOP (173 mil)




	Dimensions				
Symbol	Inches		Millimeters		
	Min	Max	Min	Max	
Α		0.043		1.2	
A1	0.0020	0.0059	0.05	0.15	
A2	0.031	0.041	0.80	1.05	
D	0.3779	0.3858	9.60	9.80	
L	0.020	0.030	0.50	0.75	
E	0.252 BSC		6.40 BSC		
E1	0.169	0.177	4.30	4.50	
R	0.004		0.09		
R1	0.004		0.09		
b	0.007	0.012	0.19	0.30	
b1	0.007	0.010	0.19	0.25	
С	0.004	0.008	0.09	0.20	
c1	0.004	0.006	0.09	0.16	
L1	0.039 REF		1.0 REF		
е	0.026 BSC		0.65 BSC		
θ1	0°	8°	0°	8°	
θ2	12° REF		12° REF		
θ3	12° REF		12° REF		



Ordering Information

Part Number	Marking	Package Type	Operating Range
ASM2P5T905AF-28TT	2P5T905AF	28 Pin TSSOP, Tube, Pb Free	Commercial
ASM2P5T905AF-28TR	2P5T905AF	28 Pin TSSOP, Tape and Reel, Pb Free	Commercial
ASM2I5T905AF-28TT	2I5T905AF	28 Pin TSSOP, TUBE, Pb Free	Industrial
ASM2I5T905AF-28TR	2I5T905AF	28 Pin TSSOP, Tape and Reel, Pb Free	Industrial
ASM2P5T905AG-28TT	2P5T905AG	28 Pin TSSOP, Tube, Green	Commercial
ASM2P5T905AG-28TR	2P5T905AG	28 Pin TSSOP, Tape and Reel, Green	Commercial
ASM2I5T905AG-28TT	2I5T905AG	28 Pin TSSOP, TUBE, Green	Industrial
ASM2I5T905AG-28TR	2I5T905AG	28 Pin TSSOP, Tape and Reel, Green	Industrial

Ordering Information



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.





www.pulsecoresemi.com

PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200 Campbell, CA 95008 Tel: 408-879-9077 Fax: 408-879-9018 Copyright © PulseCore Semiconductor All Rights Reserved Preliminary Information Part Number: ASM2P5T905A Document Version: 0.2

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003

© Copyright 2006 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their respective companies. PulseCore reserves the right to make changes to this document and its products at any time without notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein represents PulseCore's best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in PulseCore's Terms and Conditions of Sale (which are available from PulseCore). All sales of PulseCore products are made exclusively according to PulseCore's Terms and Conditions of Sale. The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use.